FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5157 Discussions

Can Stratix 10GX "1SG280LU3F50E1VG" (L-Tile, lowest Transceiver speed) device support PCIE GEN3 (8Gbps) serial interface?

AmbrishKum_K_Intel
222 Views

"Stratix 10GX L_H_Tile_XCVR_PHY IP" uses ATX PLL for PCIE GEN3 speed. Maximum output frequency  of ATX PLL is 8.7 GHz and PCIE GEN3 rate. Due to less margin between max output frequency of ATX PLL and PCIE serial rate, having doubt if lowest speed grade transceiver can support PCIE Gen3 rate. ​

0 Kudos
1 Reply
BoonT_Intel
Moderator
127 Views

Hi Sir,

 

yes lowest transceiver speed grade also can meet the Gen3 requirement. For PCIe, the bottleneck is come from fabric speed grade but not transceiver speed grade.

Refer to table 4 of the recommended fabric speed grade for specific PCIe settings.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/archives/ug-s10-pcie-avs...

 

Hope this helps.

Reply