FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5152 Discussions

Can you provide details of the MAX 10 neutron induced SEE vulnerabilities?

JDIAZ28
Beginner
341 Views

The Single Event Effects page does not cover the MAX 10 FPGA family. The product overview and datasheet do not mention any SEU performance or vulnerabilities. Is there neutron induced SEE data on the MAX 10 FPGA?

0 Kudos
3 Replies
JohnT_Intel
Employee
135 Views

We do not have SEE data for MAX 10 device. we only performed SEU testing.

JDIAZ28
Beginner
135 Views
Hi, Can you please share the SEU data for the MAX 10 devices? Has the MAX 10 been tested for Single event latchup or single event functional interrupt?
JohnT_Intel
Employee
135 Views

Hi,

 

The SEU data will be based on your Quartus design. You will need to enable the SEU in your Quartus design and you will be able to check the SEU FIT report. Please refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an866.pdf for more information

Reply