FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5701 Discussions

Capacitor sense button on MAX V CPLD Dev Board

Honored Contributor II

Does any one know how is connected the capacitor sense button on the Altera MAX V CPLD Development Board? 


Ex.: Push buttons PB0 and PB1 are well documented in the "MAX V CPLD Development Board Reference Manual" where it is said that PB0 drives the M9 pin and PB1 drives the R3 pin. 


But noting is said about the capacitor sense button. I can't find the information no where. Neither can I find any schematic of the board. Very frustating! 


Can anyone help?
0 Kudos
1 Reply
Honored Contributor II

The schematic is included with the board design files. The "capacitor sense button" seems to connect to Pin C11 without any additional electronic. 


P.S.: There are also design examples supporting the "touch" button.
0 Kudos