Circuit diagram for PHY connections between Arria II FPGA hard IP and PCIe connector

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Circuit diagram for PHY connections between Arria II FPGA hard IP and PCIe connector

962 Views

Hello world !

I am using the Arria II FPGA with PCIe hard IP in my design. I have completed the simulation on the Arria II GX development board and started schematic capture of our PCIe PCB. I've been searching for the schematic of the Arria II GX development board as the reference design for our PCIe PHY connections with the PC motherboard PCIe connector but could not find it. I do appreciate it if the Altera forum great engineers help me with this task.

Thank you so very much.

Scott

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.