FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5156 Discussions

Cisco project 5CSTFD55F3117NF impedance abnormal

FTang
Novice
411 Views

flying probe test detected the impedance to GND on net "P1v1_FPGA" lower than normal value.
NG value is 42 ohms.
Normal value is 190 ohms.

 

2 pcs D/C2049 were found issue at our NPI project need FA.

0 Kudos
8 Replies
Crisselle_Intel
Moderator
401 Views

Hello FTang,


Thank you for posting in Intel Ethernet Communities. 


Can you please provide the exact model of the product that you are requesting for an assistance? In case that this is FPGA product, we may need to move this thread to the appropriate topic to further assist you.


Looking forward to your reply.


We will follow up after 3 business days in case we don't hear from you.


Best regards,

Crisselle C.

Intel® Customer Support


FTang
Novice
385 Views

hello Crisselle,

 

The model is Breton.

Mike_Intel
Moderator
382 Views

Hello FTang,


Thank you so much for the quick response. However, we still cannot find model that you provided.

By the way, can you also confirm if you are designing a board or a system with embedded network controller?

How are you trying to implement Breton in the system?


If you have questions, please let us know. In case we do not hear from you, we will make a follow up after 3 workings days. Thank you.


Best regards,

Michael L.

Intel® Customer Support Technician


FTang
Novice
373 Views

Hello Michael,

 

Maybe I misunderstood about the model. The Intel product model of 5CSTFD55F3117NF is Cyclone V E. It is a FPGA.

Cisco design  a system with embedded network controller. For the issue we encountered, it is just impedance between pin "P1v1_FPGA" to GND is lower than normal.

Zawani_M_Intel
Employee
303 Views

Hello FTang,

 

Can you help to provide the pin name involved?

 

Wani

FTang
Novice
299 Views

Hi Wani,

 

The pin name involved are VCC1-26 and VCC_HPS1-13.

Crisselle_Intel
Moderator
353 Views

Hello FTang,


Thank you for the prompt response.


Since your query involves FPGA, please be informed that this will be best answered by our FPGA Support team. We will help you to move this post to the designated team for further assistance. Please feel free to contact us if you need assistance from Ethernet support team.


May you have an amazing fay ahead!


Best regards,

Crisselle C.

Intel® Customer Support


Zawani_M_Intel
Employee
269 Views

Hi Fairy,


VCC1-26

VCC_HPS1-13


Vcc to GND lower than usual issue is highly suspected caused by an EOS event. This may be caused during reflow or just by someone touching the device or board without discharging themselves. 


In order to avoid electrical damage, the device should always be handled in a static-free environment and all the input signals should remain within specified limits, as recommended in the PSG Data Book and associated application notes, at all times.


For your information, EOS is fall under mishandling issue.


Wani



Reply