Clocks at Stratix 2Gx

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Clocks at Stratix 2Gx

937 Views

Hi!

I have the stratix 2 gx chip. In my development card, quad 2 connected only to one clock. Since I want to use two transmiters (both of them at quad 2), I am missing a clock (to connect to pll_inclk). The quartus does not allow me to connect the transmitters to the same clock (problem of fan out). I tried to connect the tx_clkout (the clock wich transmiter pl locked to) of one of the transmiters to the pll_inclk of the other' and got an eror massage (some thing about that pll_inclk must be connected to input pin:confused: ). Help me :) !

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.