Communication with gpio(De2-70)

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Communication with gpio(De2-70)

907 Views

Hello,

I realize a communication between two kits DE2-70 by the gpio. Communication is 100MHz (Stream Avalon) with a flat cable. But there are too many problems, erroneous bits, ...

I was told it is certainly possible to increase the output current of ios but I do not know how we do this?

I was also talk of increasing fanin and fanout but I do not know how.

Can you explain the method to be followed to achieve this?

Or any other suggestions for improving the transmission?

Thank you.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.