Configuration via protocol reference design for Cyclone V GX development kit?

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Configuration via protocol reference design for Cyclone V GX development kit?

1,064 Views

Hello there,

I'd like to try out the configuration via protocol using PCI-E port on my Cyclone V GX development kit. I searched the web found several tutorials which address this topic. However the reference design files are not linked in the tutorial.

Is there any CvP reference design which targets the Cyclone V GX development kit?

I appreciate your help!

bests,

Jeff

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.