Connecting my own MAC design to the DE10-Nano PHY (via HPS pins)

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Connecting my own MAC design to the DE10-Nano PHY (via HPS pins)

1,058 Views

Hi community,

I have a DE10-Nano board where I would like to prototype my own 100 Mbit MAC design instead of the one (EMAC0 or EMAC1) hardwired in the HPS. From what I understand, the MII interface of the on-board PHY is connected to pins which are mapped to the HPS I/O. So how can I route these MII signals directly to the FPGA fabric (without using the HPS EMAC)?

I saw in the Platform Design interface that one is allowed to multiplex these pins via 'loan I/Os" or "GPIOs", but I am not sure of which method is correct.

thanks for your help:o:o

Marco

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.