FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
5544 Discussions

Connecting my own MAC design to the DE10-Nano PHY (via HPS pins)

Altera_Forum
Honored Contributor II
‎03-02-2018 04:24 PM
869 Views

Hi community, 

 

I have a DE10-Nano board where I would like to prototype my own 100 Mbit MAC design instead of the one (EMAC0 or EMAC1) hardwired in the HPS. From what I understand, the MII interface of the on-board PHY is connected to pins which are mapped to the HPS I/O. So how can I route these MII signals directly to the FPGA fabric (without using the HPS EMAC)?  

 

I saw in the Platform Design interface that one is allowed to multiplex these pins via 'loan I/Os" or "GPIOs", but I am not sure of which method is correct. 

 

thanks for your help:o:o 

 

Marco
0 Kudos

Link Copied

0 Replies
Reply

For more complete information about compiler optimizations, see our Optimization Notice.