FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6100 Discussions

Could I use CML clk source for EMIF refclk input?

go_jeff_huang
Beginner
‎10-30-2018 05:29 AM
1,307 Views

Hi

 

I would like to use CML clock source for EMIF refclk input.

Please see attachment.

OSC and FPGA is connected by AC coupling.

Is this design available for Arria10GX?

 

Best regards

Preview file
9 KB
0 Kudos

Link Copied

1 Reply
BoonT_Intel
Moderator
‎10-31-2018 01:05 AM
564 Views

Hi This is feasible as long as the clock supply to both clk_p and clk_n is meeting the SSTL135 diff IO specification.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.