I would like to use CML clock source for EMIF refclk input.
Please see attachment.
OSC and FPGA is connected by AC coupling.
Is this design available for Arria10GX?
Hi This is feasible as long as the clock supply to both clk_p and clk_n is meeting the SSTL135 diff IO specification.
For more complete information about compiler optimizations, see our Optimization Notice.