FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5280 Discussions

Could I use CML clk source for EMIF refclk input?

go_jeff_huang
Beginner
868 Views

Hi

 

I would like to use CML clock source for EMIF refclk input.

Please see attachment.

OSC and FPGA is connected by AC coupling.

Is this design available for Arria10GX?

 

Best regards

0 Kudos
1 Reply
BoonT_Intel
Moderator
125 Views

Hi This is feasible as long as the clock supply to both clk_p and clk_n is meeting the SSTL135 diff IO specification.

Reply