FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5786 Discussions

Cyclone 10 LP SERDES max data rate

RPett4
Beginner
‎03-05-2020 03:31 PM
433 Views

Greetings. Could someone point me to which document/section would describe the max data rate for the SERDES on a Cyclone 10 LP? I am having trouble locating that value.

0 Kudos

Link Copied

3 Replies
YuanLi_S_Intel
Employee
‎03-06-2020 05:47 AM
329 Views

Hi Ross,

 

Are you saying the SERDES internal logic or the LVDS I/O?

 

Thank You.

0 Kudos
Copy link
RPett4
Beginner
‎03-06-2020 01:17 PM
329 Views
In response to YuanLi_S_Intel

Both. I need a high speed parallel to serial converter (SERDES) which will output over LVDS I/O.

In response to YuanLi_S_Intel
0 Kudos
Copy link
YuanLi_S_Intel
Employee
‎05-08-2020 08:56 AM
329 Views

You may refer to datasheet at page below for more information about it:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-10/c10lp-51002.pdf (Page 29)

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.