FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5412 Discussions

Cyclone 10 lp (10CL10YU25617G) pin A14

kd9
Beginner
168 Views

hello sir/mam,

I have connected Cylone 10 lp  (10CL10YU25617G) pin A14 i.e usually an I/O but in optional case it act as a PLL2_CLKOUTn but i am using it as an I/O. the problem is that this pin ties always high it didnt pull down. i am using this pin as as a bidirectional pin to configure the SDRAM. my question is why it always high and what is its normal state of that pin tri state / high or low?

 

0 Kudos
2 Replies
AminT_Intel
Employee
147 Views

Hi,


Maybe that is part of configuration sequence. Please refer to page 146 of this document: https://www.intel.co.jp/content/dam/support/us/en/programmable/kdb/pdfs/literature/hb/cyclone-10/c10...


Thank you



AminT_Intel
Employee
117 Views

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Reply