FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6309 Discussions

Cyclone III DSP Development Kit - pin assignments to audio codec

Altera_Forum
Honored Contributor II
‎12-16-2012 09:34 PM
1,067 Views

Hi, 

I am working with Cyclone III Development Kit, 3C120 FPGA device, Quartus 9, and I am trying to program a simple audio loopback project using TLV320AIC23 audio codec, which is placed on HSMC data conversion board. 

I used the HSMC reference manual pdf to find pin assignments to the audio codec through HSMC: 

AD_SDIO - AD3 

AIC_BCLK - AA12 

AIC_DOUT - AB4 

AIC_LRCOUT - AA3 

AIC_SPI_CS - AB11 

AIC_XCLK - AA4 

However, there are 3 pin assignments that I could not locate in assignment editor: 

AD_SCLK - AH1 

AIC_DIN - W12 

AIC_LRCIN - Y11 

While trying to assign the pins to these locations, I got an error from Quartus: "can't recognize value PIN_<appropriate pin> as legal location". 

As I have checked in pin planner for this device (3C120F780C7), the W12 location seems to be stucked to VCC, Y11 stucked to GND and AH1 does not exist at all. 

 

Can somebody tell me the correct pin assignments that I should use to be able to work with the audio device? 

Thanks!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-21-2013 06:27 AM
359 Views

Did you ever figure this out? Do you have a working example?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.