FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5962 Discussions

Cyclone V & Arria 10Soc Linux boot difference

SYou1
Beginner
491 Views

If boot HPS and FPGA separately , what is the difference of the boot routine of Cyclone V and Arria 10Soc?

0 Kudos
4 Replies
EBERLAZARE_I_Intel
351 Views

Hi there,

 

Taking example for typical bootflow. For Arria 10 SoC, there is a feature called Early IO Release mode, when this is enabled you may configure part of the FPGA bit-stream (peripherals, DDR, I/Os .etc) which will improve the boot up time significantly from a typical bootflow.

 

Cyclone V does not have this feature, but you may boot the HPS and FPGA separately, whether the HPS first or FPGA first depending on your design. Based on my experience, configuring the FPGA first might be a bit complex.

 

I recommend that you read our Booting User Guide here, its super useful. Please do not forget to bookmark/save them as future reference:

Cyclone V SoC:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an709.pdf

 

Arria 10 SoC:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-a10-soc-boot.pdf

 

Arria 10 SoC Early IO Rlease:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an-a10-soc-fpga-early-io-release.pdf

 

Additional referrence:

https://www.intel.com/content/www/us/en/programmable/support/support-resources/design-guidance/soc-bootloader.html

 

My apology for the late response due to Lunar New Year.

 

Regards.

0 Kudos
EBERLAZARE_I_Intel
351 Views

Hi,

 

Do you have any update from your side? Please check my previous reply, let me know if you need more help.

 

Regards.

0 Kudos
SYou1
Beginner
351 Views

​Thanks, I'll check the doc firstly

0 Kudos
EBERLAZARE_I_Intel
351 Views

Hi,

 

Do you have any followup from your side?

 

Regards.

0 Kudos
Reply