FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5892 Discussions

Cyclone V device has sign addition operation. Can it be implemented by DSP resource

RLi1
Partner
335 Views

Cyclone V device has sign addition operation. Can it be implemented by DSP resource

0 Kudos
1 Reply
CheePin_C_Intel
Employee
202 Views

Hi,

 

If I understand it correctly, you are referring to the sign addition using LPM_ADD_SUB IP. As I look through the IP and user guide, I am unable to locate any specific option to implement this in DSP hard block. Sorry for the inconvenience.

0 Kudos
Reply