Cyclone V device has sign addition operation. Can it be implemented by DSP resource - Intel Community

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Cyclone V device has sign addition operation. Can it be implemented by DSP resource

427 Views

Cyclone V device has sign addition operation. Can it be implemented by DSP resource

Link Copied

1 Reply

294 Views

Hi,

If I understand it correctly, you are referring to the sign addition using LPM_ADD_SUB IP. As I look through the IP and user guide, I am unable to locate any specific option to implement this in DSP hard block. Sorry for the inconvenience.

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.