CycloneIII FPGA pins

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

CycloneIII FPGA pins

947 Views

Hi,

I want to know what are these used for and how to generate them in the pin planner.

termination_blk0~_rup_pad Unknown PIN_AA17 4 B4_N1

termination_blk0~_rdn_pad Unknown PIN_AB17 4 B4_N1

termination_blk1~_rup_pad Unknown PIN_F19 7 B7_N0

termination_blk1~_rdn_pad Unknown PIN_E19 7 B7_N0

termination_blk2~_rup_pad Unknown PIN_U7 2 B2_N1

termination_blk2~_rdn_pad Unknown PIN_U8 2 B2_N1

termination_blk3~_rup_pad Unknown PIN_AA22 5 B5_N2

termination_blk3~_rdn_pad Unknown PIN_AB23 5 B5_N2

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.