FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4962 Discussions

CycloneV FPGA 可以通过什么将差分输入的信号转为单端的,谢谢。

smeng12
Partner
191 Views

请问下,CycloneV FPGA 可以通过什么将差分输入的信号转为单端信号;

有没有IP,原语,可以实现的呢;

或是ExampleDesign作参考;

可以实现差分信号输入转为单端的呢,谢谢。

0 Kudos
2 Replies
EngWei_O_Intel
Employee
177 Views

Hi Shawn

I am not sure if I interpret your question correctly. Are you asking to convert differential signal to single ended signal?

The differential signaling is generally at the IO portion. The signal inside the FPGA is single ended. You  need to assign your input/output pin with differential IO standard and placed them to differential pins.

 

Thanks.

Eng Wei

 

EngWei_O_Intel
Employee
95 Views

Hi Shawn

We do not receive any response from you to the previous reply that have been provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Eng Wei

Reply