FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5238 Discussions

DDR SDRAM on the Nios Development Board, Cyclone II Edition

Altera_Forum
Honored Contributor II
799 Views

I cannot make this work under QU12.1 and QSys. Memory is MT46V16M16.  

If I add the SDRAM Controller to the System it implements all but the DQS0 and DQS1 wires ??? 

The Ref Designs don't help because the used SDRAM controller does not work under QSys. 

Anyone point me in the right direction please? 

Thanks, Friedrich
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
87 Views

You're trying to add SDR SDRAM controller for DDR SDRAM memory chip? That will not work. Add DDR memory controller.

Altera_Forum
Honored Contributor II
87 Views

I'm not sure if Altmemphy supports Cyclone II (Uniphy does not support Cyclone II that's for sure). There was a memory controller called the "Legacy DDR SDRAM controller" which was supported by I doubt that was ported to Qsys.

Reply