FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

DDR3L address overflow

TGao
Beginner
223 Views

Dear Sir/Madam,

It's DDR3L in 18.1 Pro (PN:10CX105YU484I5G), When I set the refclk 300M , the adress range is 0X0000 0000-0X00FF FFFF( Wrong, But no error in Qsys), and when I set the refclk 400M ,the range is 0X0000 0000-0X0FFF FFFF(correct , But has errors, Prompt DDR address overflow).

 

What I need is refclk 400M, Could you give me a favor ?

 

Ted.Gao

 

4.jpg3.jpg2.png1.jpg

0 Kudos
3 Replies
TGao
Beginner
167 Views

Sorry, some wrong pictures just now

 

微信图片_20200511113124.jpg

NurAida_A_Intel
Employee
167 Views

Hi Ted,

 

Welcome to Intel Community. 😊

 

I think this more related to the address wide from the master.

 

You can check out this link ( Post #4 --> https://forums.intel.com/s/question/0D50P00003yyNbBSAU/component-is-outside-masters-address-range ) which has a really good short explanation of addressing.  

 

As per suggested, you need a wider address bus on your master. Recommended to always use 32-bit address buses on masters to overcome the issue.

 

Hope this helps.

 

Thanks

 

Regards,

Aida

 

TGao
Beginner
167 Views
Hi NuraidaA, Noted,It’s helpful,Thanks Ted.Gao
Reply