FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits

DDR4 IBIS Models

ArleySalvador
Beginner
1,232 Views

I am generating Startisx10 IBIS models for DDR4 pins and there are two pins which same function being assigned to different models:

 

|
[Pin] signal_name                model_name 
|
A15   ddr4_dq(15)~pad    pod12_rtio_g48c_r48cp1_dqs_lv  
A17   ddr4_dq(19)~pad    pod12_rtio_g48c_r48cp1_lv           

 

Is that correct?

0 Kudos
1 Solution
AdzimZM_Intel
Employee
1,049 Views

Hi Arley,


The IBIS model is correct. Only the name is not generate properly due to some bug from the Quartus.

You can use the model that has been generate from the Quartus.


Regards,

Adzim


View solution in original post

0 Kudos
8 Replies
AdzimZM_Intel
Employee
1,217 Views

Hello ArleySalvador,


Thank you for submitting your question in Intel Community.


I believe there is no error for those pins.

The A15 pin should be assigned to DQS signal while the A17 pin for DQ signal.


For more details, you can direct to Pin Out file for Stratix 10 device and check the pins details.


Regards,

Adzim



0 Kudos
ArleySalvador
Beginner
1,168 Views

Hi Adzim, 

According to the EMIF ipcore configuration below, I expect to have I/O pin restriction for DQS X8/X9. 

ArleySalvador_1-1670330934042.png

 

Then according to the 1SG040 pinning table, the pins A15 and A17 are supposed be assigned to DQ models. 

ArleySalvador_0-1670330856536.png

Is there any wrong assumption from my side?

Regards,

Arley

0 Kudos
AdzimZM_Intel
Employee
1,140 Views

Hi Arley,


I have checked this issue internally and I found one similar issue.

There is a bug with Quartus IBIS generation. The Quartus does not generate the correct IBIS model name for EMIF I/O pins.

The IBIS model that has been used is accurate.


Regards,

Adzim


0 Kudos
ArleySalvador
Beginner
1,132 Views

Hi Adzim, 

Please, could you clarify what that means?

"The IBIS model that has been used is accurate."

 

Should I do anything to use to correct model for A15 (for instance)?

A15   ddr4_dq(15)~pad    pod12_rtio_g48c_r48cp1_dqs_lv  

 

Regards,

Arley

0 Kudos
ArleySalvador
Beginner
1,086 Views

Hi Adzim, 

 

Please, could you clarify your last help?

Should I use the model as provided by Quartus tool even though it is not correctly assigned to DQ model?

 

Look foward for you reply.

Regards,

Arley

0 Kudos
AdzimZM_Intel
Employee
1,050 Views

Hi Arley,


The IBIS model is correct. Only the name is not generate properly due to some bug from the Quartus.

You can use the model that has been generate from the Quartus.


Regards,

Adzim


0 Kudos
ArleySalvador
Beginner
1,034 Views
0 Kudos
AdzimZM_Intel
Employee
1,019 Views

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


0 Kudos
Reply