FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5241 Discussions

DE-0 Nano Flash Programming Problem

Altera_Forum
Honored Contributor II
908 Views

Hi, 

I'm new with De-0 Nano board and I have a problem. 

 

I created an easy vhdl project, loaded it through the '.sof' file and it functions well.  

However I converted the .sof into '.jic' file (following the instructions in the datasheet of the board), but it doesn't function as the '.sof' one! When the FPGA is powered on, it doesn't function as it should... 

Why it happens? Are there some constrains in the serial flash loader that limits some funtionalities? 

 

Thank for the kind reply, 

Alessandro
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
119 Views

 

--- Quote Start ---  

Hi, 

I'm new with De-0 Nano board and I have a problem. 

 

I created an easy vhdl project, loaded it through the '.sof' file and it functions well.  

However I converted the .sof into '.jic' file (following the instructions in the datasheet of the board), but it doesn't function as the '.sof' one! When the FPGA is powered on, it doesn't function as it should... 

Why it happens? Are there some constrains in the serial flash loader that limits some funtionalities? 

 

Thank for the kind reply, 

Alessandro 

--- Quote End ---  

 

 

I have been using the DE-Nano for quite some time now, and have successfully programmed the Flash (EPCS64) many times by JTAG Indirect Configuration (.jic). My suggestion to you is to make sure that you have the correct FPGA device and Flash memory specified in the programming tool for the .jic file, which is Cyclone IV device, 22K, and the EPCS64. Other than that, it is most likely a hardware problem if the FPGA does not configure to the same as the .sof on power up.
Altera_Forum
Honored Contributor II
119 Views

Thank you for the attention, 

 

Unfortunately the model of FPGA and memory are exact. I followed the exactly same procedures writed in the datasheet, but when the EPCS64 is flashed, the FPGA doesn't work good... 

I don't know why!
Reply