FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5275 Discussions

DE0-NANO voltages and current parameters

Altera_Forum
Honored Contributor II
1,263 Views

Hello everyone 

 

A few day ago i got my first FPGA board, DE0-NANO. 

 

First of all, based on user manual, i created a pin assignment file in *.csv format. 

After "import assignments", i see that in column of "I/O standarts" i get "2.5 V (default)" and in column of "current strength" i get "8mA (default)". 

In user manual written that "I/O standarts" must be 3.3v and nothing about "current strength". 

So when i try to change "I/O standarts" to 3.3v i see 2 options : 3.3v LV TTL and 3.3v LV CMOS. 

 

So the question is: What parameters of voltage and current i should use and when is necessary to change them ? 

 

Thanks in advance
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
318 Views

The I/O voltage of 3.3V is fixed for all banks of DE0-Nano by design. The difference between LVCMOS and LVTTL is in the mapping of current strength numbers to hardware drive strength. 

 

For Cyclone III and Cyclone IV, drive strength at 3.3V and 3.0V has been restricted in the Quartus software, apparently to protect the chip against overload or self generated overshoots. The lowest drive strength LVCMOS 2 mA should be suitable for most applications. LVTTL 4 mA results in almost the same phsyical drive strength, the different numbering is due to respectived level specifications. If you need maximum drive strength for some reason (e.g. to generate fast clock edges), select LVTTL 8 mA. Please consider that the output short circuit current also doubles and the risk to damage the ship in case increases.
Reply