FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits

DE0-Nano LED D4

Altera_Forum
Honored Contributor II
1,086 Views

Hi, 

 

I am trying to find out how is the LED D4 (with silk screen LOAD) being connected to the FPGA. I have went through the schematic and the manual but is not able to find this information. My guess is the CONF_DONE pin of the Cyclone IV but need a confirmation. 

 

Thanks.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
374 Views

It is going to MAX II of USB Blaster. 

 

USB Blaster is not in DE0-Nano schematics.
0 Kudos
Altera_Forum
Honored Contributor II
374 Views

Thanks for the information.

0 Kudos
Reply