FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5241 Discussions

DE0 connector locations in layout, daughter card development

Altera_Forum
Honored Contributor II
820 Views

There is great general information in the readily available university dev boards documents, but I would like to build a daughter card that mates to the DE0. It would be much easier to start with the part information and layout locations for the board stand-offs and connectors. Since these boards have been out for a long time, I am confident that information is available. I have not yet found it. Does anyone know where to find it, or who to ask for it? 

 

Thanks - REM
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
91 Views

We've made a little daughter card for the DE0 that we use to drive 50 ohm signal generators.. 

 

I'll see what I can dig it up. It's about a 2x2 board total. And could power the DE0 via a usb connector on the board if desired.
Altera_Forum
Honored Contributor II
91 Views

Ok. We had the following part number in the bom for the two 40 pin headers 

SSM-120-L-DV-LC SSM-120-L-DV-LC Samtec 

RECPT 2X20 .100" PITCH W/ LOCKING CLIPS  

 

They are aligned vertically, and are space 800 mils apart horizontally, we had the deepest 42 mils from the back edge of the board. The board was 2200 mils wide and fit within the Plexiglas cutout on the DE0.. 

 

(With the connectors centered in the 2200 mils) 

 

Pete
Reply