FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4969 Discussions

DE1-SoC FPGA Configuration from HPS Failure

Altera_Forum
Honored Contributor I
1,086 Views

Page 11, Table 3-2, of the Terasic DE1-SoC User manual states:- 

 

MSEL[4..0] = 01010 = FPPx32 = FPGA configured from HPS software: Linux. 

 

However when I try to convert the .sof file into .rbf I get the message "Device 5CSEMA5F31 does not support selected mode" 

 

I tried converting the file using FPPx16, but 

 

dd if=./output_file.rbf of=/dev/fpga0 bs=1M 

 

gives the error:- 

 

altera_fpga_manager ff706000.fpgamgr: Invalid MSEL setting 

altera_fpga_manager ff706000.fpgamgr: timeout 

 

Any ideas?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
137 Views

This was all my own silly fault :oops: 

 

The MSEL settings of 01010 recommended by Terasic actually correspond to switch settings of 10101, the bits are inverted AND swapped left to right as you look at the switches. 

 

The command  

dd if=./output_file.rbf of=/dev/fpga0 

subsequently works just fine. I can configure the FPGA from Linux after boot! 

 

Now I can start coding :) 

 

For the record the best workflow appears to be to get Quartus to generate the rbf when compiling rather than converting it afterwards (The FPPx8/16/32 settings in Convert Programming Files all helped to add to the confusion). 

 

In Quartus FPP settings of FPPx8/FPPx16/FPPx32 do not alter the file produced. Compression does alter the file produced, but interestingly MSEL settings of 00010 and 00110 (FPPx16, compression on) will actually work with an uncompressed file. Conversely MSEL settings 01010 and 01110 (FPPx32, compression on) WILL NOT load an uncompressed file.
Reply