Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
881 Views

DE1-SoC SDRAM Timing Parameters For QSYS

Is there a definitive source for the timing parameters to enter into QSYS for the DDR3 SDRAM on the HPS? 

 

Regards, 

Tony.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor I
36 Views

Hi, Tony, actually, DDR3 is controlled by HPS, no need for DDR3 into QSYS, anyway, for SDRAM timing parameters, please refer to the pdf file below from your CD. 

\Datasheet\DDR3  

SDRAM\43TR16256A-85120AL(ISSI).pdf
Altera_Forum
Honored Contributor I
36 Views

That makes sense. Thanks Stewart.

Altera_Forum
Honored Contributor I
36 Views

No problem. To be frank, I like DE1-SoC device, powerful, high cost-effective, so, happy to help a little. :)