FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
5844 Discussions

DE1-SoC SDRAM Timing Parameters For QSYS

Altera_Forum
Honored Contributor II
1,130 Views

Is there a definitive source for the timing parameters to enter into QSYS for the DDR3 SDRAM on the HPS? 

 

Regards, 

Tony.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
285 Views

Hi, Tony, actually, DDR3 is controlled by HPS, no need for DDR3 into QSYS, anyway, for SDRAM timing parameters, please refer to the pdf file below from your CD. 

\Datasheet\DDR3  

SDRAM\43TR16256A-85120AL(ISSI).pdf
0 Kudos
Altera_Forum
Honored Contributor II
284 Views

That makes sense. Thanks Stewart.

0 Kudos
Altera_Forum
Honored Contributor II
284 Views

No problem. To be frank, I like DE1-SoC device, powerful, high cost-effective, so, happy to help a little. :)

0 Kudos
Reply