FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits

DE2: Sound IC (WM8731)

Altera_Forum
Honored Contributor II
893 Views

Hey all, 

 

I bought DE2 evaluation kit. In one of the discs it has DE2_demonstrations library and there DE2_i2sound project. 

In this project there is a block called i2c. 

 

According to WM8731 datasheet, start condition of i2c protocol is transition of data pin from high to low while clock pin is high, and the stop condition is transition of data pin from low to high while clock pin is high (like described in i2c protocol). 

 

In the design of i2c unit in DE2_i2sound project start condition is transition of clock pin from high to low while data pin is low ans stop condition is transition of clock pin from low to high while data pin is low. 

 

Why does it work? 

 

 

Thanks ahead
0 Kudos
0 Replies
Reply