DE4 Clock (PLL) output port (SMA connector)

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

DE4 Clock (PLL) output port (SMA connector)

863 Views

Hey Community!

As you may know the DE4 board has two clock output ports (with SMA connectors named SMA_clockout_{p,n}). I would like to use one of them to output a 40 MHz clock to feed a clock circuit on another board. As a first approach I used "Terasic System Builder" project generation to assign automatically the pins. It assign the pins routed to as LVDS.

I would like to know if I can change the LVDS configuration to 2.5V configuration (or even to 3.3V) with OCT (50 Ohm On Chip Termination, for impedance matching).

Thanks in advance.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.