FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5700 Discussions

DE4 Clock (PLL) output port (SMA connector)

Honored Contributor II

Hey Community!  


As you may know the DE4 board has two clock output ports (with SMA connectors named SMA_clockout_{p,n}). I would like to use one of them to output a 40 MHz clock to feed a clock circuit on another board. As a first approach I used "Terasic System Builder" project generation to assign automatically the pins. It assign the pins routed to as LVDS.  


I would like to know if I can change the LVDS configuration to 2.5V configuration (or even to 3.3V) with OCT (50 Ohm On Chip Termination, for impedance matching). 


Thanks in advance.
0 Kudos
0 Replies