FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

DE4 DDR2 not working

Altera_Forum
Honored Contributor I
1,166 Views

Dear all, 

 

I'm facing an issue when using the DDR2 controller of QSYS on a DE4. When i tried to simulate it through the nios2 interface (after generate testbench), the DDR2 signals (status_local_init_done) seems to never be assert which blocks my design from pursue its execution (I have simulated more that 1ms). The problem also occurs on the FPGA it self. 

 

I've looked inside the DDR controller, the PLL and the DLL are locked and calibration is never ending. 

The controller is actually doing stuff as they are transaction to the external memory signals (which are not mine). 

 

Has anyone encountered the same problem before me and do you have a cure for it ? 

 

Thank you in advance. 

 

Laurent.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
82 Views

Hi Laurent,  

 

I have never implemented simulation as you tried, thus not so clear about this part temporarily, here my partner advised another attached example, but an actual one for your reference, it can be executed instead. Anyway, hope it could be of a little help.  

 

BR 

NIKITA FROM TERASIC
Reply