DE4 SSRAM ip block

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

DE4 SSRAM ip block

900 Views

I am currently developing on the Altera DE4 and so far i have only used the On-Chip Memory for my nios processor. but now i am running out of space as my project is getting bigger. I would like to start using the SSRAM that the DE4 offers. I am just not sure how to use it with the SOPC builder. I understand that i will probably need a tri-state bridge but i not sure if i need another block or if not how am i going to configure the tri-state block.

the DE4 as IS61NVP102418 2MB SSRAM.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.