FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.

DP14 phy used for DP20

IanD
Beginner
176 Views

Hi,

I have a DP1.4 rx/tx phy in an Aria 10 that has been working well for me. I would like to use the same phy for DP2 at 2.7G. When I send DP1.4 traffic all seems fine, but when I send DP2.0, it appears CDR lock is lost. 

Someone mentioned that DP1.4 uses 8b/10b encoding while DP2.0 uses 128b/132b encoding. Is there some configuration/parameter on the twentynm_xcvr_native phy that needs to change? 

 

0 Kudos
3 Replies
Kshitij_Intel
Employee
149 Views

Hi,


Can you please share your design.


Thank you

Kshitij Goel


Kshitij_Intel
Employee
140 Views

Hi,


DP2.0 currently not supported for A10 device. For now, only S10 is supported.

you can refer to S10 DP2.0 example design.



Thank you

Kshitij Goel


Kshitij_Intel
Employee
129 Views

Hi,


As We do not receive any response from you to the previous reply that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread.


Thank you

Kshitij Goel


Reply