FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5155 Discussions

DSP Basic Laboratory Exercise 12

Altera_Forum
Honored Contributor II
961 Views

Hey guys 

 

I am working on this..Not able to get why my code is not working.. 

I must say I have just begin to do this..no experience at all.. 

 

Please let mne know how to approach things..
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
96 Views

Working on part 1 but not able to get anything from the mic.. 

put up this code 

 

--YOUR CODE GOES HERE 

writedata_left <= readdata_left; 

writedata_right <= readdata_right; 

read_s <= read_ready; 

write_s <= write_ready;
Altera_Forum
Honored Contributor II
96 Views

--YOUR CODE GOES HERE 

writedata_left <= readdata_left; 

writedata_right <= readdata_right; 

read_s <= read_ready; 

write_s <= write_ready;
Reply