FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5921 Discussions

Datasheet about Delay of a single Lookup Table and Clock edge Transition Time

cosx
New Contributor I
322 Views

Hi everyone, I am using Cyclone V 5CSEMA5F31C6NF device to emulate a variable delay line with timing resolution of 200ps.

To do so I may probably use fast local interconnect and LUT to mimic the tapped delay line in DLL.

This method relied heavily on global clock rising and falling time and timing model of a signle LUT. Unfortunately, I have not found information about the specific values or ranges of delay values in Cyclone V Device Handbook Volume 1.

May I ask if any people know where I can sort out this information or there is no detailed info about delay but I shall measure myself?

Thanks!

Mingqiang

0 Kudos
4 Replies
KhaiChein_Y_Intel
279 Views

Hi Mingqiang,

 

You may see the value of rise time/fall time in Timing Analyser > Reports > Datasheet > Report Datasheet

 

Example of the report:

Capture.PNG

Thnaks

Best regards,

KhaiY

0 Kudos
cosx
New Contributor I
279 Views

Hi KhaiY,

 

Thank you very much!

 

However, may I know if there is any data about LUT propogation delay time?

 

If not, I will measure myself!

Thanks!

Mingqiang

0 Kudos
KhaiChein_Y_Intel
279 Views

Hi,

 

You may report timing with full path.

 Capture.PNG

Thanks.

Best regards,

KhaiY

cosx
New Contributor I
279 Views
0 Kudos
Reply