FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5283 Discussions

Datasheet on EZ6301QI has inconsistencies on the footprint page. Specifically, if you follow the recommended footprint the pads for pins 41 and 42 overlap. Also, no dimension for the gap between pins 41/42 and 43.

JZsor
Beginner
421 Views
 
0 Kudos
1 Solution
Mostafa_Intel_AE
Employee
188 Views

Hello John,

 

Thanks so much for your feedback.

We catch that error and updated the datasheet, you can get the fixed version from the below link.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ds/ez6301qi_13926.pdf

 

Regards,

Mostafa

 

View solution in original post

1 Reply
Mostafa_Intel_AE
Employee
189 Views

Hello John,

 

Thanks so much for your feedback.

We catch that error and updated the datasheet, you can get the fixed version from the below link.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ds/ez6301qi_13926.pdf

 

Regards,

Mostafa

 

Reply