FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

De2_tv

Altera_Forum
Honored Contributor I
776 Views

I tried but failed to understand that the sampled video from ADC to ITU656 block is Interleaved or not? 

Can any one help me with this?
0 Kudos
0 Replies
Reply