FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4961 Discussions

Decode Miller (time delay) encoded data using FPGA

ELEIS
Beginner
469 Views

Hello, I am trying to decode a bit stream of miller encoded data using an FPGA but am pretty stuck on where to begin. Does anyone have any insight on a good way this could be implemented?

Thank you.

0 Kudos
1 Reply
Reply