FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5346 Discussions

Decode Miller (time delay) encoded data using FPGA

ELEIS
Beginner
523 Views

Hello, I am trying to decode a bit stream of miller encoded data using an FPGA but am pretty stuck on where to begin. Does anyone have any insight on a good way this could be implemented?

Thank you.

0 Kudos
1 Reply
Reply