FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5930 Discussions

Design of external SERDES

Altera_Forum
Honored Contributor II
‎02-08-2011 09:45 AM
1,097 Views

Hi, 

 

 

please tell me how to design the external SERDES... 

 

What all things to be taken care while designing??? should we need to consider 8B10B coding???
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎02-08-2011 10:34 AM
378 Views

It depends on the protocol you want to implement. The serdes datasheet should help you answer most of the implementation questions.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎05-23-2016 06:37 AM
378 Views

Could u show us that datasheet?

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.