Does Cyc V GX Dev - Kit contains rx/tx-clk layout delays?

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Does Cyc V GX Dev - Kit contains rx/tx-clk layout delays?

879 Views

Hi,

i use the Cyclone V GX FPGA Development Kit and would know, if the development board contains RX/TX-Clock delay lines for the RGMII interface. According this information, I would configure the on board phy.

Thanks.

Does anyone know the basic configuration of the Phy device on this board? (88e1111).

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.