- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi everyone.
I am a new user of FPGA.
It might be a silly question, but I couldn't get the answer from googling.
Like the title, can I access embedded memory (DDRx or HBMx)?
I want to test memory in several conditions (especially test Row Hammer).
To issue R/H, I need to access particular row address repeatedly.
Will it be possible?
Thanks for reading.
Hope someone will reply!!
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi WHP,
Thanks for submitting your question in Intel Community.
I'm Adzim from Global Application Engineer will support you in this thread.
I would like to apologies for the delay to respond to you due to health condition.
You can use the external memory interface (EMIF) - DDR and the HBM by instantiating the IP for each design.
However, the memory controller is not supported the Target Row Refresh.
Thus it's not supported the Row Hammer test.
Regards,
Adzim
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page