FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5275 Discussions

Emulating main memory over PCIe on Intel / Altera DK-DEV-1SDX-P-A

Chuck33
Beginner
231 Views

Hi,

I'm working on a project where I need the host to identify the PCIe device as main memory. In my baseline design, I'm planning on having the PCIe IP, MIG, and memory DIMMs. Could you please tell me if this can be done with Intel / Altera DK-DEV-1SDX-P-A? And if so are the drivers automatically generated by Intel® Quartus® Prime?

Thank you in advance.

0 Kudos
1 Solution
SengKok_L_Intel
Moderator
215 Views

Hi


You may refer to the following link for how to generate the Stratix 10 DX (P tile) example design. It comes with the basic linux driver in this example design.


https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-dex-ptile-pcie-avst.p...


Regards -SK


View solution in original post

2 Replies
SengKok_L_Intel
Moderator
216 Views

Hi


You may refer to the following link for how to generate the Stratix 10 DX (P tile) example design. It comes with the basic linux driver in this example design.


https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-dex-ptile-pcie-avst.p...


Regards -SK


SengKok_L_Intel
Moderator
197 Views

 

If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


Reply