FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5153 Discussions

Error(175019): Illegal constraint of I/O pad to the location PIN_K12

A_MISHRA
Beginner
604 Views

Custom design using Arria 10 SOC, 10AS066KF40-

The clkout pin (PLL_3H_CLKOUT0P,PLL_3H_CLKOUT0,PLL_3H_FB0/LVDS3H_15P/DQ68

) which is also defined as LVDS in pin description, when used as LVDS differential input throws fitter error,

Error(175019): Illegal constraint of I/O pad to the location PIN_K12

How to disable default clockout feature of corresponding pin and enable it to accept LVDS differential input?

0 Kudos
3 Replies
Rahul_S_Intel1
Employee
292 Views

Hi ,

Kindly check PIN _K12 is in 3V IO bank. If it is in 3VIO bank there is no LVDS IO support for Arria 10 .

 

A_MISHRA
Beginner
292 Views

Thank you for your kind reply. Actually issue was with pin mapping. We have used ADS42LB69, its having LVDS clocks and data. By mistake we have mapped P(positive) pin of ADC data line to LVDS3H_15N means Positive pin was mapped to Negative pin of LVDS Bank 3H and vice versa. After swapping these pins in pin planner issue was resolved.

 

Rahul_S_Intel1
Employee
292 Views

Hi Mishra ,

Really thanks for your acknowledgment.

 

Reply