FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5892 Discussions

Error compiling reference design for DDR2 controller for DE3 board..

Altera_Forum
Honored Contributor II
948 Views

Hey guys, 

i was trying to compile the reference design for ddr2 controller provided in the terasic CD for DE3 and i ma getting the following error: 

 

Error: Can't find valid feature line for core Terasic_DE3_Regulator_Controller (535C_000C) in current license 

Error (10003): Can't open encrypted VHDL or Verilog HDL file "C:/Desktop/ECE_636/DE3_demonstrations_V10/DE3_150/DE3_150_DDR2_1G_2RANK/iov_a3v3_b1v8_c3v3_d3v3.v" -- current license file does not contain a valid license for encrypted file. 

 

Any help is highly appreciated. 

Many Thanks. 

regards, 

-M
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
316 Views

Sorted. HAd some power regulator IP license issues. 

:)
0 Kudos
Reply