FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5287 Discussions

Error running Very Basic Operation on Stratix 10 SX SoC Dev Kit

RDoev1
Beginner
264 Views

The UART message is

...

DDR: Error as SDRAM calibration failed.

### Error## Please RESET the board #######

 

And this boot up configuring DDR loops in failure

 

Stuck on step 4 of the "Very Basic Operation" of the Quick Start Guide

0 Kudos
2 Replies
EBERLAZARE_I_Intel
113 Views

Hi,

 

May I know which Quartus and SoC EDS version you are using?

 

And could you provide the full part number your Stratix 10 Device? Is it the L-tile or the H-tile version?

 

Regards

NurAida_A_Intel
Employee
113 Views

Dear RDoev1,

 

Which Quartus version are you using for the design?

Is the issue happening with cold or warm reset?

 

We had a similar issue in the past where the failure was due to SDRAM ECC + Cold reset. The delta between SOCEDS 18.0 and 18.1 is SDRAM ECC is enabled at 18.1 and this caused the issue with SDRAM calibration failures.

 

Could you please run a test and disable ECC disabled on the HPS-EMIF?

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base...

 

Hope this helps.

 

Thanks

 

Regards,

Aida

Reply