- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
How do we connect the processor with eSPI interface to Cyclone 10 LP FPGA. And what are preset settings to be made in Processor and FPGA for establishing the connection. The IP, Intel eSPI slave slave does it use any dedicated pins for establishing the connection?
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Annu
For the connection between the processor with the Cyclone10, you could use the eSPI Slave soft IP.
It is available for the Cylone10.
1.2. Device Support (intel.com)
Regards
Jingyang, Teh
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Is there any example designs available for the eSPI slave IP?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi
Sorry we do not have an example designe for eSPI at the moment.
Regards
Jingyang, Teh
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If you could share the testbenches and waveforms for the Intel FPGA slave it would be helpfull
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi
We are utilizing the cyclone 10 LP FPGA and SMARC module conga SA7 to communicate the register mapping via ESPI logic. So could you please share the testbenches and waveforms for the ESPI Slave IP
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
We are utilizing the cyclone 10 LP FPGA and SMARC module conga SA7 to communicate the register mapping via ESPI logic. So could you please share the testbenches and waveforms for the ESPI Slave IP.It would be very helpful for me if you could provide a testbench for read and write access from / to a peripheral channel.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Annu
Any follow up question on this case?
Regards
Jingyang, Teh
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Your Logs show the virtual wire usage. I wanted to use the commands PUT_IORD_SHORT and PUT_IOWR_SHORT. I have tried configuring the channel zero and tried the same. I was not able to see the output in response while using PUT_IORD_SHORT. Please suggest any resolution
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi
Since there are no feedback for this thread, I shall set this thread to close pending. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
If you happened to close this thread you might receive a survey. If you think you would rank your support experience less than 4 out of 10, please allow me to correct it before closing or if the problem can’t be corrected, please let me know the cause so that I may improve your future service experience.
Regards
Jingyang, Teh
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I didn't see any response on query posted on03/19/202410:57 AM. Please respond to that ASAP
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page