FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5157 Discussions

FPGA logic elements cell delay

SJeon37
Beginner
215 Views

Hi,

I want to know the minimum delay time between logic elements.

With MAX 10 and CYCLONE 10 LP models, about 250 ps came out when one wire was connected from verilog.

I would like to know if there is a way to further reduce this time.

Or would you like to know if there are any products with small logic element gate delay.

Thanks for your help.

0 Kudos
2 Replies
KhaiChein_Y_Intel
184 Views

Hi,

 

The delay depends on the placement and routing of the logic in the design. There is no specific minimum delay value as the value varies for each of the P&R result.

 

Thanks.

Best regards,

KhaiY

KhaiChein_Y_Intel
184 Views

Hi,

 

Since there is no response from you to the previous question/reply/answer that I have provided. I shall transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

 

Thanks

Best regards,

KhaiY

Reply