FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5922 Discussions

Failed to configure Altera PCIE reference design on Stratix IV development board

Altera_Forum
Honored Contributor II
1,084 Views

I am at the stage of testing the PCIE functions of Altera's Stratix IV GX Development Board. 

The reference design I am using is AN456 downloaded from Altera's website. 

As required, the Stratix IV GX board is plugged into the computer with x8 PCIE slot at 32-bit Windows XP. 

Error message (CONF_DONE pin failed to go high in Device 1) pops up whenever the configuration progress reaches 98% or 99% in Quartus programmer window. 

 

Thanks for any advices! 

 

Best regards, 

Xin
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
356 Views

Xin, 

 

I believe that the Stratix IV .sof files delivered with the reference design were compiled for an ES device. If your Stratix IV board has a production device, you will need to recompile the code and recreate the SOF for a non-ES target device.
0 Kudos
Altera_Forum
Honored Contributor II
356 Views

Hi BrettFavre, 

I recompiled the design on the non-ES device and it finally worked. 

Many thanks for your help! 

 

Best, 

Xin
0 Kudos
Reply