FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5892 Discussions

Failure of modification to altera example an494 with register adddress.

Zhilang_X_Intel
Employee
889 Views

I use the an494 design example to GPIO Pin Expansion Using I2C Bus Interface in Altera MAX V and the connection works well between the slave MAX V and my master device, but it only have function with slave address and byte data, don't have register address matching logic. So I modify the logic by adding register address logic, but it doesn't work.

2 Replies
Rahul_S_Intel1
Employee
626 Views

Hi,

In this app note there only one slave contains only 7'h0 , so no register address is required.

 

Regards,

Rahul S

0 Kudos
Zhilang_X_Intel
Employee
626 Views

I want to know why my verilog file failed with adding register address.

0 Kudos
Reply