FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5283 Discussions

Failure of modification to altera example an494 with register adddress.

Zhilang_X_Intel
Employee
536 Views

I use the an494 design example to GPIO Pin Expansion Using I2C Bus Interface in Altera MAX V and the connection works well between the slave MAX V and my master device, but it only have function with slave address and byte data, don't have register address matching logic. So I modify the logic by adding register address logic, but it doesn't work.

2 Replies
Rahul_S_Intel1
Employee
273 Views

Hi,

In this app note there only one slave contains only 7'h0 , so no register address is required.

 

Regards,

Rahul S

Zhilang_X_Intel
Employee
273 Views

I want to know why my verilog file failed with adding register address.

Reply