Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Mentz
Beginner
196 Views

First vhdl design, building a bit memory

Jump to solution

Hi all,

I starting with vhdl, and build this first design,

Mentz_0-1599140515669.png

Than I wrote to a cyclone II device and got this:

Mentz_1-1599141084665.png

From this circuit, I was expecting that dff output goes high at DFF clock rising edge and stay high. But it goes low at clock rising edge even that clock signal doesn't feeds dff directly.

 

Could someone help with this? Any help apreciated.

 

0 Kudos
1 Solution
168 Views

Hi,

I tried to simulate the design; there is a spike in the DFF_Clock that causes the output of signal DFF_output as shown in waveform.PNG.

You may consider to remove the JK FF and AND gate.

 

Thanks.

Best regards,

KhaiY

 

View solution in original post

5 Replies
186 Views

Hi,

Could you share the design for investigation?What is the software edition/version you are using?

 

Thanks.

Best regards,

KhaiY

Mentz
Beginner
180 Views

My software is:

Mentz_0-1599216924025.png

and attached, my design.

169 Views

Hi,

I tried to simulate the design; there is a spike in the DFF_Clock that causes the output of signal DFF_output as shown in waveform.PNG.

You may consider to remove the JK FF and AND gate.

 

Thanks.

Best regards,

KhaiY

 

View solution in original post

Mentz
Beginner
161 Views

Hi KhaiY,

 

I've changed my design, excluding AND gate and and some other changes and it worked,

thanks for your time and efforts

Mentz

135 Views

Hi,


I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Best regards,

KhaiY


Reply